



Rev 1.00X
2021/04



<Variant Name>

<Variant Name>



Title : POWER FLOW CHART

ASUSTek COMPUTER INC.

Engineer: Cisco

Size

Project Name

Rev

Custom


ROG MAXIMUS Z790 HERO


R1.00

Date: Wednesday, July 06, 2022


Sheet 4 of 170









+V1P05A_CPU




+VCCIN_AUX_CPU



+VCCIN_AUX_EDGE CAP



+VCCIN_AUX_FLTR




+VDD2




20190702

+VCCORE




20190814 chage to 47uF/4V

+VCCORE




20190814 chage to 47uF/4V


+VCCORE



20190814 chage to 47uF/4V








+VCCGT



20190702 for GT, TOP*4, BOT*7

<Variant Name>

ASUS		Title :	VCORE MLCC&CAP
ASUSTeK Computer Inc.		Engineer:	Wesley Hou
Size	Project Name	Rev	
Custom	Alder lake VC golden	R1.00	
Date: Wednesday, July 06, 2022		Sheet	16 of 170



<Variant Name>



Title : **+VPPDDR(NB671)**

ASUSTek Computer Inc.

Engineer: **Wesley Hou**

Size

Project Name

Rev

Custom


ROG MAXIMUS Z790 HERO

R1.00

Date: **Wednesday, July 06, 2022**


Sheet **18** of **170**

+V1P05A_PCH



+V0P82A

220517



EN



P_+1.8V_A_PS_10
20.45 SLP_S0508

PG

19.20 VSP82A_PWRSD


FB

VREF=0.6







Copyright Notice


ASUS		Title : V0P82A and V1P05A_PCH GENERATION	
ASUSTeK COMPUTER INC.		Engineer: Wesley	
Customer	Project Name	Doc No	Rev
ASUS	ADU VC	41-00	1.0
Release Date: 2018.08.08		Page	10 of 10

[illegible]



PCB layout of a 100W 28VDC LED driver. The schematic shows a power MOSFET (IRF540) switching an LED load from a 28VDC input. A 100W LED strip is connected to the output. The circuit includes a 100uF electrolytic capacitor for input filtering, a 10kV 100W resistor for current limiting, and a 100kV 100W resistor for feedback. The PCB is populated with various components including resistors, capacitors, and a MOSFET. The layout is labeled with component values and part numbers.





USBKB




5VDUAL AUX





20180201 移除5VDUAL 3VDUAL






USBKB




5VDUAL AUX







20180201 移除5VDUAL 3VDUAL






改成AUDIO開頭







Protection threshold
is 3.515V





20150602







LGA1700C









LGA1700B












PCH PU




RESEARCH NOTE

Signal Name	Type	SSC Capable	Description
CLKOUT_PCIE#[17:0] CLKOUT_PCIE_N#[17:0]	O	Yes	PCI Express® Clock Output: Serial Reference 100 MHz PCIe* specification compliant differential output clocks to PCIe* devices. <ul style="list-style-type: none"> • CLKOUT_PCIE_P#[3:0] can be used for PCIe Gen5 support. • CLKOUT_PCIE_P#[17:4] can be used for PCIe Gen4 support.
SRCLKREQ#[17:0]	I/O		Clock Request: Serial Reference Clock request signals for PCIe* 100 MHz differential clocks.






PCH 38.4MHZ XTAL


PCH 38.4MHZ XTAL







PEG 100MHz














PCH PIN STRAP










Fixed GPP J 1.8 V






[illegible]





PCB P0_10 STRAP



















無EC機種請刪除此橋框, 並將077真的O2_SMB2_CLK_S, O2_SMB2_DATA_S
修改成O2_SMB2_CLK, O2_SMB2_DATA_S







Pin	Signal	Function	Notes
1
2
3
4





如要Support RTD3
請參考M13E Page049,065



TYPE: 25P	TYPE: 25P
1-25P	1-25P

X1000000000


PRINTS PIN	Notname修改
Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)	Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)
Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)	Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)
Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)	Pin 1000000000 (Pin 1000000000) Pin 1000000000 (Pin 1000000000)




PRSNT# PIN	Netname修改
使用此功能 (請確認SB 端是否高Pull-high)	請維持線路default netname.
不使用此功能 (請確認 SB端是否高Pull-high or Pull-down)	請將PIN B17 netname 改為GND.

	DATE 日期
P17B01	01/01/19

Product Name		Title : PCIeX1 (BLACK)	
		Engineer: Aaron_Bu	
ASUS/ODM Computer No.		Maximus XI Extreme	
Rev	Project Name	Rev	Project Name
001	Maximus XI Extreme	001	Maximus XI Extreme







华硕 X570 ProArt 主板规格书 (ASUS X570 ProArt Motherboard Specification)




FOLLOW X570 ProArt





HDMI Pin 25 针脚 - 前置 USB 3.0 接口



HDMI2.0



297 21.00 (Follow debus)



7. HDMI AND DP PIN ASSIGNMENTS

HDMI			
PIN NO.	SIGNAL ASSIGNMENT	PIN NO.	SIGNAL ASSIGNMENT
P1	TMDS DATA0+	P2	TMDS DATA0 SHIELD
P3	TMDS DATA0-	P4	TMDS DATA1+
P5	TMDS DATA1 SHIELD	P6	TMDS DATA1-
P7	TMDS DATA0+	P8	TMDS DATA0 SHIELD
P9	TMDS DATA0-	P10	TMDS CLOCK+
P11	TMDS CLOCK SHIELD	P12	TMDS CLOCK-
P13	CEC	P14	RESERVED (ON-DIE TEST)
P15	SCL	P16	SDA
P17	DDC/CEC GROUND	P18	+SV_P0VER
P19	HOT PLUG DETECT		

DISPLAYPORT			
PIN NUMBER	SOURCE-SIDE PIN ASSIGNMENT	SINK-SIDE PIN ASSIGNMENT	
P1	ML Lane 0p	ML Lane 0n	
P2	GND	GND	
P3	ML Lane 0n	ML Lane 0p	
P4	ML Lane 1p	ML Lane 1n	
P5	GND	GND	
P6	ML Lane 1n	ML Lane 1p	
P7	ML Lane 2p	ML Lane 2n	
P8	GND	GND	
P9	ML Lane 2n	ML Lane 2p	
P10	ML Lane 3p	ML Lane 3n	
P11	GND	GND	
P12	ML Lane 3n	ML Lane 3p	
P13	CONFIG	CONFIG	
P14	CONFIG2	CONFIG2	
P15	AUX CH 0p	AUX CH 0n	
P16	GND	GND	
P17	AUX CH 0n	AUX CH 0p	
P18	HOT PLUG DETECT	HOT PLUG DETECT	
P19	RETURN	RETURN	
P20	DP_PWR	DP_PWR	

選擇1, By Project 需求:


1. 如無Onboard KBMS connector, 請保留(C)框, 刪除(A) (B) 框.
2. 如connector只有一個KBMS孔, 請留 (A) 框, 刪除(B) (C) 框.
3. 如connector分別各有一個KB, 一個MOS孔, 請留 (A) (B) 框, 刪除 (C) 框.




<Variant Name>

ASUS		Title : NCT6798D-2	
ASUS Ta. COMPUTER INC.		Engineer: Tom Yang	
Size	Project Name	Standard Circuit	
A3			Rev 3.1
1/100 Wednesday, July 06, 2022		20:00 30 10 170	


6/12 revised the circuits to two 0 ohm style
SKL PDG CRB CPU PECI to EC PECI have 43 ohm
Z97 ORI1012 0 ohm



Hardware Monitor for Temperature




Hardware Monitor for VIN



ASUS		Title : NCT6789D-4	
ASUS COMPUTER INC.		Engineer: Tom Yang	
Size	Project Name	Standard Circuit	
A3			
Date: Wednesday, July 19, 2017		Sheet	72 of 173



CPU_FAN (3949)



CPU_FAN header	part number	Category
Color Dark Gray Plating Silver	12008V0005500	ROD
Color Dark Gray Plating Tin	12008V0005500	STRK TUP 04H10 2504C PRD



CPU_OPT (3949)



CHA FAN (3949)

CHA FANP (3961)

-FAHPWR_SYS 及 +FAHPWR_SYS 讀出值如下

CHA FAN1 (3949)



CHA_FAN1P (3961)

-FAHPIHR, SYS 曲 +FAHPIHR, SYS L 建築費削減A

CHA_FAN2 (3949)



CHA_FAN2P

-FANPWR_AUDIO & -FANPWR_AUDIO_1 請參照圖A

CHA_FAN3 (3949)



CHA_FAN3P (3961)

-FANPWR_AUX2 & -FANPWR_AUX1_1 跳接點短接A

RAD_FAN1 (3961)

-FANPWR_AUX1 跳接點短接A

CHA_FAN4 (3949)



RAD_FAN2 (3961)

~FANPWR_ALX2 额定功率 6A

AIO_PUMP (3949)



W_PUMP+ (3961)

—EASYPWR_AUX2 讀出輔助2A



W_PUMP+2 (3961)

—CAPPUCCINO, ALICE 讀書筆記3.4







Figure 10 is a schematic diagram of the SPI interface between the ATmega328P and the ADXL345. The ATmega328P (U1) is connected to the ADXL345 (U2) via an I2C interface. The ATmega328P is configured with a 16MHz crystal and a 1.8V regulator. The ADXL345 is configured with a 3.3V regulator and a 10k pull-up resistor on the SDA line. The I2C address is 0x51. The schematic includes a yellow box highlighting the text "請靠近O2+3靠近" (Please get close to O2+3).

		Title : Flash/Power	
ASUSTek Computer Inc.		Engineer: Kaizer Luo	
Size A3	Project Name <div style="text-align: center; font-size: 1.2em;">EC Standard Circuit</div>	Rev 2.0	
Date: <i>Wednesday, July 06, 2022</i>		Sheet 80 of 170	


3 port 集高U3202 (紅)




1 port U3202 (Type-C)




port (紅) U3202集高





Front U3201






Front USB3_0_E34



Front USB2.0




Back U3201


CHANGE TO A+C type LAN
LAN1+1 port USB2.0(非空包集)
LAN_U3202_6

USB 3.0 STANDARD-A CONNECTOR PIN ASSIGNMENTS	
Pin	Signal
1	VBUS
2	D-
3	D+
4	GND
5	GND
6	GND
7	GND
8	GND
9	GND
10	GND
11	GND
12	GND
13	GND
14	GND
15	GND
16	GND
17	GND
18	GND
19	GND
20	GND
21	GND
22	GND
23	GND
24	GND
25	GND
26	GND
27	GND
28	GND
29	GND
30	GND
31	GND
32	GND
33	GND
34	GND
35	GND
36	GND
37	GND
38	GND
39	GND
40	GND
41	GND
42	GND
43	GND
44	GND
45	GND
46	GND
47	GND
48	GND
49	GND
50	GND
51	GND
52	GND
53	GND
54	GND
55	GND
56	GND
57	GND
58	GND
59	GND
60	GND
61	GND
62	GND
63	GND
64	GND
65	GND
66	GND
67	GND
68	GND
69	GND
70	GND
71	GND
72	GND
73	GND
74	GND
75	GND
76	GND
77	GND
78	GND
79	GND
80	GND
81	GND
82	GND
83	GND
84	GND
85	GND
86	GND
87	GND
88	GND
89	GND
90	GND
91	GND
92	GND
93	GND
94	GND
95	GND
96	GND
97	GND
98	GND
99	GND
100	GND


2020 Reference 與此同時，在2020年



Chassis extension options	Dimensions (DIN)	重量 (kg) Power Factor (PF)	DCI option
空機	220 mm 1,000 mm (1,000/1,000)	22.0 lbs 1,000/1,000 (1,000/1,000)	空機/標準固定上止
不支撐 (傾斜平上)	220 mm 1,000 mm (1,000/1,000)	22.0 lbs 1,000/1,000 (1,000/1,000)	空機/傾斜平上、傾斜平上
不支撐	220 mm 1,000 mm (1,000/1,000)	22.0 lbs 1,000/1,000 (1,000/1,000)	傾斜/傾斜平上

[illegible]

default請預留不上件for R2轉運



請添加下列 host name 參數:

1000



周平遥的 `net` 包 (`install.packages("net")`)



ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416





ASUS ROG_122416 华硕 ROG 主板 SATA 接口



ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416








ASUS ROG_122416 华硕 ROG 主板 SATA 接口



ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416
ASUS ROG_122416	ASUS ROG_122416	ASUS ROG_122416




ASUS ROG_122416 华硕 ROG 主板 SATA 接口



20190704
20240504_H15
20240504_H15
change from 13020-0137000 to 13020-0137800

20190705
000004 from H104_H075_H102A_H04_H0700F_H101H102A_H103_000
20190705
000004 H01, H01, H04, H04, H07
000004 H01
H15, H15, H15, H15 change from a12000 to a12040
H17 change from a12000 to a12040


Back I/O Cover螺孔




底座NUT




M.2 Heat Sink_BP




ME hole




Thermal hole



20220310 H16 change from a12040 to 13020-0137800





EMI





Signature Name:

ASUS		Title : HEAT SINK	
MAXIMUS COMPUTER INC.		Engineer: Aaron_Su	
BSN	Project Name	Maximus XI Extreme	Rev
A3			R1.01
Date: Wednesday, July 08, 2022		Sheet	52 of 176

請注意以下short pin圖請按卡譯器協助開板short




請注意所選用的PWR_frail圖follow CNVT sequence圖求，+3VSB WIFI BT2圖ready後，R5MPS1#才能Ready





USB 3.1 Re-Driver PI3EQX1004 Circuit

1. Modify USB 3.1 Port TXRX Signal(input & output) Net Name by Project
2. When UIJ41 TXA output signals send to ASM1543, UIJ41C34 & UIJ41C35 change from 11V232222416150 to 11G232247415150
3. When UIJ41 TXB output signals send to ASM1543, UIJ41C26 & UIJ41C27 change from 11V232222416150 to 11G232247415150



Re-Driver output signal pull down resistor for VCM

Re-Driver output signal pull down resistor for VCM



4-Level Logic Selection

Q	Pull down to Gnd
0	Pull down to Gnd
R	Pull down to Gnd
F	Floating
1	Pull high to Vcc

Strapping pin


Strapping pin	Strapping pin
pin1	Enable(1P0 300k)
pin2	Disable

Strapping pin

Strapping pin	Strapping pin
pin1	Enable(1P0 300k)
pin2	Disable

L.2

3.3V for PI3EQX1004 *2-3pcs, 340mA/pcs@S0



Power Component place near each other!

Connect to Choke



	1st Port	2nd Port	EQ PG Pin
TX EQ	EGA	EGC	0 1K Ohm pull down
TX FG	FGA	FGC	R 80K Ohm pull down
RX EQ	EGB	EGD	F Floating
RX FG	FGB	FGD	1 1K Ohm pull high

Copyright Notice



請確認USB3.1 GEN1 與 GEN2
1. GEN1 需加裝 1A 5A GEN2 需加裝 2.5A
2. 確認 USB 3.1 的 D+ & VBUS PWR
3. 確認 connector VBUS PWR
retrace 是否一致

請依 PES 需求選擇 DIP CAP type
請 RD 做 BOM 時, 手動刪除不需要的料件

Connect to Chipset

Connect to Retriver or Retimer


Connect to Retriver or Retimer

ASUS PIN ESD SPEC
Back I/O : +/- 8KV
Front I/O : +/- 10KV

ESD 觸電選擇方式:

Port 1,2


Connect to Connector



USB1

USB2

C



U31 GEN2 與 GEN1 PIN ESD 觸電選擇方式:
U31 GEN2 與 GEN1 PIN ESD 觸電選擇方式:
U31 GEN2 與 GEN1 PIN ESD 觸電選擇方式:


USB2.0 Guard

預防 PCH USB2 Signal 被 Device 高壓 damaged 問題


U31 GEN2 與 GEN1 PIN ESD 觸電選擇方式:

觸電	觸電	A	B
U31 GEN2 PIN ESD	Keep	Delete	
U31 GEN1 PIN ESD	Delete	Keep	

Port 1



Port 2



ASUS PCH

ASUS		Title : CHIPSET U31_Port1,2
Revision: 1.0 (2014.06.04)		Engineer : Eddie Chiu
Rev	Project Name	Standard Circuit
Rev	Project Name	Standard Circuit

請確認規格為 USB3.1 GEN1 或 GEN2
 1. GEN1 請確認 3.3A GEN2 請確認 3.1A
 2. 原廠 boot 快拆 一般 OCP & VBUS PWR
 3. 確認 connector VBUS PWR
 netname 是否一致




請依 PES 需求選擇 DIP CAP type
 該 RD 做 BOM 時, 手動刪除不需要的料件

Connect to Chipset




Connect to Connector



USB2.0 Guard

預防 PCH USB2 Signal 被 Device 高壓 damaged 問題

Connect to Redriver or Retimer





請確認 USB 前級晶片為 USB3.1 GEN1 或 GEN2
 1. 請依 1* GEN2 晶片 VRL
 2. For GEN1, 需加裝 clamp_M05_0040,
 Choke 請以 09V948003000.

USB3


U31 GEN2 & GEN1 PIN ESD 檔板選擇方式:

選擇	選擇	A	B
U31 GEN 2 PIN ESD		Keep	Delete
U31 GEN 1 PIN ESD		Delete	Keep




Port 3,4

C




請確認是否為 USB3.1 GEN1 或 GEN2
1. GEN1 信號線與 USB 3.0 信號線 1A
2. 兩端 port 作用一樣 OCF & VBUS PWR
3. 兩端 connector VBUS PWR
netname 是否一致



Connect to Chipset


Connect to Redriver or Retimer



ASUS PIN ESD SPEC
Back I/O : +/- 8KV
Front I/O : +/- 10KV

ESD 觸電選擇方式:


Connect to Redriver or Retimer



ASUS PIN ESD SPEC
Back I/O : +/- 8KV
Front I/O : +/- 10KV

ESD 觸電選擇方式:

Connect to Connector



USB5


U31 GEN2 & GEN1 PIN ESD 觸電選擇方式:

觸電	觸電	A	B
U31 GEN 2 PIN ESD	Keep	Delete	
U31 GEN 1 PIN ESD	Delete	Keep	

A

U31GEN2 PIN ESD

Port 5




A

U31GEN2 PIN ESD

Port 6



C



Port 5,6

ASUS

ASUS

ASUS

ASUS

ASUS

ASUS

ASUS

ASUS

Title: CHIPSET U31_Rev0.6

Engineer: Eddie Chu





Standard Circuit

Standard Circuit



Standard Circuit

Standard Circuit

Delete it for EMS **STD驗證**







<Core Design>



GL852 Port 1, 2
GL852 Port 3, 4

Reserve USB2.0 Guard
By 區域自行決定是否刪除線路


U2_ECMF



AU6260

Circuit

- A. Modify USB Input Signal Net Name by Project
- B. Modify USB Output Signal Net Name by Project
- C. Make sure +5VSB_DUAL Power to AU6260 Pin 15 must have OVP Function




BOM	
N/A	mount
/X	unmount

<Variant Name>


		Title :	AU6260
ASUSTeK COMPUTER INC.		Engineer :	SZ Design IP
Size	Project Name	USB Hub Demo Circuit	
A3		Sheet	108 of 170
Date: Wednesday, July 08, 2022		Rev	0.0




Front Panel



Back Panel
7.1 Channel Connector(示意圖)




橘
黑
灰




藍
綠
粉紅

Back Panel
5.1Channel Connector
+SPDIF OUT(Optical)(示意圖)



橘
黑



藍
綠
粉紅

SPDIF OUT
(Optical)

SPDIF OUT (Optical)(示意圖)



<Variant Name>


ASUS		Title : ALC1220-2(Connector)	
ASUSTek Computer Inc.		Engineer: Bobson Hsu	
Size	Project Name		Rev
A3	Standard Circuit		2.3
Date: Wednesday, July 06, 2022		Sheet	111 of 170

VARISTOR

Pin ESD spec (自Z370起spec)

Line Out	Headphone	Center	Surrund	Front Mic	Line In	Back Mic
5KV	5KV	4.5KV	4.5KV	5KV	4.5KV	5KV

For Strix model (ESD Spec: 5KV)
For TUF model (ESD Spec: 8KV)



LN2 Mode

```
20200117
status: LAD_M000:12

20200607
status: LAD_M000:12
```

+V1P05A_CPU



35,38,41,49,55,60,94,103,138,152

Pin name	Net name	Function name
P4[4]	O2_GPI1	VRMPWRGD
P8[3]	O2_GPO1	O2_VRMPWRGD
P2[6]	O2_GPO2	O2_LGSPARE_0_OC
P2[7]	O2_GPO3	O2_LGSPARE_1_OC

```
01180764  
cncmcn_R010_00T00A, R010_00T00A_10
```


20140410:Modify circuit for PLTRST_{SEC}不控制

35,38,41,49,55,60,94,103,138,152



20180704
enable SLOW_MODE

+5VSB =====>+3VSB_EC

		Title : LN2 Mode & Slow mode	
ASUSTek Computer Inc.		Engineer: Aaron_Su	
Size A3	Project Name Maximus XI Extreme	Rev R1.01	
Date: Wednesday, July 06, 2022	Sheet	117	of 170



Only for M14E and Apex



<Variant Name>



Title : **+VCCCMP/+VCCIO_G**

ASUSTEK COMPUTER INC

Engineer: **Aaron_Su**

Size

Project Name

Rev



A2







ROG MAXIMUS Z790 HERO

R1.01

Date: **Wednesday, July 06, 2022**

Sheet **119** of **170**





- PCH Voltage LED
- DDR_CD Voltage LED
- CPU Voltage LED
- DDR_AB Voltage LED

重要
1.6G ROG SW 請選擇Stand by仍有電的GPIO.

第1.6代處理器LED(總2.84V)
Pin 2.84V(0.5V)+0.5V=3.34V
電流由過熱電阻的P=(0.54V)²/0.33=0.814W
Spec(R663)=1.15W-0.814W

Part For ROG Only

Page	Part Name	Note
108	UF2	
109	UF8	
110	UF4	
111	UF9	
112	UF6	
115	U3EF1	
118	UF7	
131	LED1_F1	
131	LED1_F2	
133	LED1_F3	
133	LED1_F4	
135	Q5DF3	
39 40	DIMM_A1 DIMM_A2 DIMM_B1 DIMM_B2	
73	OR8081 OR8082	
73	OR8065 OR8066 OR8067 OR8068	
73	OR8244	


ASUS ROG

		Title : 190407	
ASUS ROG Computer Inc.		Engineer: Aaron_Su	
Name	Project Name		Rev
C	ROG MAXIMUS Z790 HERO		1.01
Rev	Project Name	Rev	Rev
1.01	ROG MAXIMUS Z790 HERO	1.01	1.01

For DOA/FA improvement

NET	TestPoint name	Note
H_SKTOCC#	AT3	
S_RTCRST#	AT4	
S_SRTCRST#	AT5	
S_INTRUDER#	AT6	
O_CASEOPEN#	AT88	

<Variant Name>

		Title : DOA/FA improvement	
ASUSTEK COMPUTER INC		Engineer: Aaron Su	
Size A	Project Name Maximus XI Extreme		Rev R1.01
Date: Wednesday, July 06, 2022	Sheet	125 of	170

請依 res選擇相對應文字框及修改流水號

PCIe	SATA	IRST	料號
"5A" or "52"	"V" or "X"	"V" or "X"	temp_M01_000120
X6	V	V	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001453
X2	V	V	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001454
X6	X	V	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001455
X2	X	V	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001456
X6	X	X	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001457
X2	X	X	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001458
X	V	X	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001486
X6	V	X	

PCIe	SATA	IRST	料號
"5B" or "52"	"V" or "X"	"V" or "X"	temp_T_001487
X2	V	X	


Index: 20200704

M2_1	PCIe	SATA	IRST
TEXT_M2_25	"V" or "X"	"X"	"V"
TEXT_M2_25	IX		

M2_2	PCIe	SATA	IRST
TEXT_M2_25	"V" or "X"	"V"	"V"
TEXT_M2_25	IX		


M2_3	PCIe	SATA	IRST
TEXT_M2_24	"V" or "X"	"V"	"V"
TEXT_M2_24	IX		

<Variant Name>

		Title :	M2_TEXT	
ASUSTEK COMPUTER INC		Engineer:	Grace Wu	
Size	Project Name			Rev
A3	Silkscreen			0.2N
Date: Wednesday, July 06, 2022		Sheet	128	of 170

20210104
add MR_TEST


MR_TEST





BOOT_LED 55
EC_SAFE_MODE 79

HEADER_1X2P
12006-00161200
N/A

<Variant Name>

		Title : oc	
ASUSTeK COMPUTER INC		Engineer:	Peter
Size A	Project Name ROG MAXIMUS Z790 HERO		Rev 2.1
Date: Wednesday, July 06, 2022		Sheet 129 of 170	





left circuit and right circuit default一樣(option2 support wake) the same BIOS porting
left circuit for STD reserve debug experiment, 圖中標註字號請勿更改

Default Option 2 wake support over TBT:
1. Connect 0ohm to TBR154 and TBR155. Keep TBR155 and TBR347 empty.
2. Bios need to implement Sx entry pre-noise flow by PCIe2TBT.

Option 1 for wake support over TBT:
1. Connect 0ohm to TBR154 and TBR160. Keep TBR155 and TBR347 empty.
2. Make sure VCC3V1_SX_SYS can support AR maximum power consumption.
3. Sample Bios implementation


notice
if JVSBB & 3V input Power domain has Noise,
Please change Load (20ohm 2A 0R05) to TBR154 / TBR155 / TBR347

Default Option 2 wake support over TBT:
1. Bios need to implement Sx entry pre-noise flow by PCIe2TBT.




Default Option A for Layout placement
If your parts don't even have enough space to placement, please choose option B


ASUS®		Title : MR_Power	
ASUSTek Computer Inc.		Engineer: Brian_Hsieh	
Size	Project Name	THUNDERBOLT MR DP	Rev: 1.01
AS	Date: Wednesday, 2025/05/07		Sheet: 103 of 110



1 port Type C USB3.1 (CE team update)




1 port Type C USB3.1 (CE team update)



<Variant Name>

		Title : TB_Connector	
ASUSTek Computer Inc.		Engineer: Brian_Hsieh	
Size A3	Project Name THUNDERBOLT MR DP		Rev 0.5T
Date	Wednesday, July 06, 2022	Print	137 of 170

Support RTD3 Circuit





GPIO table

	TB_GPIO_Reset#_TBD	TBT_PERST_N
Z590	GPP_F16	GPP_D8
Z690	GPP_C23	GPP_F11
Z790	GPP_C23	GPP_F11
B550	GPI00	SIO_GP76
X570	AGPIO92	AGPIO11
AM5	GPI04	AGPIO2

<Default Name>





ASUS		Title : RTD3 & EEPROM	
Asus Tool Compliance		Engineer: Brian_Hsieh	
Size	Project Name	THUNDERBOLT MR DP	
A3		Rev	0.01
Date: Wednesday, July 26, 2023		Sheet	138 of 170









TBP1100 09016-00078900 為 7x7 size 價格較有優勢
若有空間問題 請選用 5x5 09016-00475800

因BACK IO 空間不足問題 TBPCE101、TBPCE100可移除 20111123

- 1.若MOS有異常問題,請將TBPCE101上件
- 2.預留for Overshoot/Undershoot



TBP121 移除



Intel platform 請選擇 S_SLP54#
AMD_AHS 請選擇 O3_PWR5US#

0517 Add UP7501M8 second source

0528

20111123因空間不足,經討論後移除 NCT3014Y COLAY 電路

因LAYOUT 走線問題 +5VSB ATX 改接 +5V DUAL USB8B
並移除 TBPQ107、TBPCL15 改0402 20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123

20111123





20111123

20111123

TBP110、TBP112 經確認不需預留來調整 DELAY TIME 20111123

<Default Name>

ASUS		Title :	TB_VBUS_PWR_Solution
ASUS Design Center		Engineer :	Brian_Hsieh
Size		Project Name	THUNDERBOLT MR DP
A3			Rev 0.51
Date: Wednesday, July 09, 2020		Sheet 139	of 170



Downloaded from ascelibrary.org by University of California, San Diego on 06/01/15. Copyright ASCE, For All Rights Reserved, No part of this document may be reproduced without written permission from ASCE.


Standard Circuit

Current Limiting Protect (SW)

請依PES需求選擇DIP CAP type
請RD做BOM時,手動刪除不需要的料件

Port Power需求:
1 Port = 900mA


Place to
connector side



請依PES需求選擇DIP CAP type
請RD做BOM時,手動刪除不需要的料件

Port Power需求:
1 Port = 900mA


Place to
connector side



<Verlogt Number>

ASUS		Title : U3H_ASM1074-2	
ASUS For Computer Use		Engineer: Eddie Chiu	
Size	Project Name	Standard Circuit	
A3		Rev 3.3	
Date	Wednesday, July 26, 2022	Sheet	143 of 176

USB3.0 ESD-Protection



USB 2.0 ESD-Protection



<Variant Name>




ASUS		Title : U3H_ASM1074-5	
ASUSTek Computer Inc.		Engineer: Eddie Chiu	
Size	Project Name	Standard Circuit	
A3		Rev 3.3	
Date: Wednesday, July 06, 2022		Sheet 145	of 170

1.05V for ASM1074, 390mA@S0, little @S5

Date : 11/01/2018

請依Platform需求選擇橋樑

- A: 沒有cut-off power 線路
B: 有cut-off power 線路



7. Timing Diagram





Figure 5: Power on Sequence for crystal mode

Power on Sequence Timing Specification for crystal mode

Symbols	Parameter	Min	typ	Max	Unit	Remark
Vth1	The threshold of VDD internal power detect	0.49	0.7	0.92	V	
Vth2	The threshold of POR_N signal detect		0.5*VCC		V	
t1	Settling time of VDD stable power			6	ms	Measure from 10% to 90%
t2	The maximum delay timing of VCC power ready after the threshold of VDD	N/A		6	ms	Measure the timing between the point of Vth1 to 90% of VCC
t3	POR_N goes high after VCC power ready	0		N/A	ms	Measure the timing between the 90% of VCC to Vth2 of POR# (If without external POR_N circuit, this rule could be skipped)
t4	Maximum delay of stable clock available after the latest available point of Vth1 or Vth2			26	ms	Measure the timing between the point of Vth to stable clock available (self-powered mode)
				151	ms	Measure the timing between the point of Vth to stable clock available (bus-powered mode)

<<Variant Name>

ASUS		Title : U3H_ASM1074-6	
ASUSTek Computer Inc.		Engineer: Eddie Chiu	
Size	Project Name	Standard Circuit	
A3		Sheet	Rev
Date	Wednesday, July 06, 2022	148	3.3




Current Limiting Protect (SW)

請依PES需求選擇DIP CAP type
請RD做BOM時,手動刪除不需要的料件

Part Power需求:
1 Port = 900mA


Place to
connector side



請依PES需求選擇DIP CAP type
請RD做BOM時,手動刪除不需要的料件

Part Power需求:
1 Port = 900mA

Place to
connector side



<Variant Name>


ASUS		Title : U3H2_ASM1074-2	
ASUS Test Computer Rev.		Engineer: Eddie Chiu	
Size	Project Name	Standard Circuit	
A3			Rev 3.3
Date: Wednesday, July 16, 2022		Sheet 148	of 170

Chipset side不用pull high


Connect to Chipset

48 U_USBOSC3B_B_US_HUB

USB3.0
ESD-Protection



USB 2.0
ESD-Protection







Date : 11/01/2018

請依Platform需求選擇橘框

A: 沒有cut-off power 線路


B: 有cut-off power 線路







	Connector 颜色
SATA6G_123456	LIGHT GRAY
	BROWN





S/A Connector: 请放夹板时切掉，
如上面黄色箭头所指。

Near Connector (Void)




颜色: D=0






EEPROM Circuit




GPIO Status Power - default GPIO					
	G0	S0		S0	S0
Wp Pin (Default: PG)	N/A	normal: H (WP) factory: L (normal) update BIOS: L (normal)	normal: H (WP) update EEPROM: GPOL (normal)	normal: H (WP)	normal: H (WP)
CS_FLASHBIO	N/A	normal: CD H factory: CD L update BIOS: CD L	normal: CD H Can't update BIOS	normal: CD H Can't update BIOS	normal: CD H
CS_17Pin(default) GPIO N/A	default: GPIO	normal: GPIO update EEPROM: GPOL(Pull-Pull)	normal: GPIO update EEPROM: GPOL(Pull-Pull)	default: GPIO	default: GPIO

FlashBack Enable/disable Circuit




SMBUS Switch Circuit (for CheckSUM & update EEPROM)



USB port POWER

圖 1.3 Charge function(Charge mode)
1. USB Back port 非 USB
2. 充電模式 USB port power, 非 USB device 重新連接.




Net Name	SW-H	SW-L
CS_FLASHBIO	CS_FLASHBIO	CS_FLASHBIO


請按PEC需求選擇DIP CAP type
Power team 要求 50 日電一級
屬於同pool 材料，請PCB廠BOM時
字號與標不換資料材料



File Name: 1.6

Title: eepromsmbus.usb	
Author: Tom Yang	Engineer: Tom Yang
Rev: 1.0	Standard Circuit



<Variant Name>


		Title : AT32F403A	
ASUSTek Computer Inc.		Engineer: Kelvin_Huang	
Size A	Project Name Innovation Circuit		Rev 1.0
Date: Wednesday, July 06, 2022		Sheet 157 of 170	




<Core Design>



		Title : BMC Header	
ASUSTek COMPUTER INC		Engineer: Mark Yu	
Size A4	Project Name BMC_HEADER		Rev 1.0
Date: Wednesday, July 06, 2022	Sheet 158	of 170	

36,79
69,123



<Variant Name>

		Title : AT32F403A	
ASUSTek Computer Inc.		Engineer: Kelvin_Huang	
Size A	Project Name Innovation Circuit		Rev 1.0
Date: Wednesday, July 06, 2022		Sheet 159 of 170	



PWM + OWE Option:
1) PWM*14 + OWE*3
2) PWM*15 + OWE*1

[illegible]

Cable list(請與機構確認cable長度需求):
若需求不符, 請找CE Team協助

Spin

140211-00770310	96mm	黑色印刷	10
140211-00770320	300mm	黑色印刷	10
140211-00770330	140mm	黑色印刷	10
140211-00770340	80mm	黑色印刷	10
140211-00770400	130mm	黑色印刷	10
140211-00770410	130mm	黑色印刷	10
140211-00770500	70mm	黑色印刷	10

Spin

14001-00700100	11Days	留學日本 [阿爾]
14001-00700200	70Days	留學日本 [阿爾]
14001-00700300	11Days	留學日本 [阿爾]
14001-00701300	12Days	留學日本 [阿爾]
14001-00701300	11Days	留學日本 [阿爾]

13Pin

16011-02420200	80mm	磁粉探伤
16011-02420100	270mm	磁粉探伤
16011-02420300	60mm	磁粉探伤
16011-02420000	130mm	磁粉探伤

- LED Data 地址线(16位)
- LED Data 数据线(8位)
- 地址线地址线 数据线数据线 数据线数据线
- 数据线数据线 数据线数据线 数据线数据线

- 地址线地址线 数据线数据线 数据线数据线
- 数据线数据线 数据线数据线 数据线数据线

/VGA/ VGA 接口

Addressable Header (地址线 16, 数据线 8)



ADD_LED Power 1 图例文字

(图例文字地址线地址线地址线地址线)



ADD_LED Power 2 图例文字

(图例文字地址线地址线地址线地址线)




ADD_LED Power 3 图例文字

(图例文字地址线地址线地址线地址线)



www.DeviceDB.XYZ - schematic, boardview, bios dump

3.LED Card




Port A

踏板, 前板各使用一組Gen2x2
or 兩組Gen2x2共用PD controller

USB 3.1 Re-Driver PWR020204 Circuit

- Strongly recommend USB 3.1 Re-Driver PD Controller to the Board
- Weakly Input USB 3.1 TX/RX Signal for Re-Driver to Project
- Weakly Input USB 3.1 TX/RX Signal for Re-Driver to Project
- Weakly Input USB 3.1 TX/RX Signal for Re-Driver to Project

Pin	Signal	Pin	Signal	Pin	Signal
1	TXP	2	TXN	3	TXP
4	TXP	5	TXN	6	TXP
7	TXP	8	TXN	9	TXP
10	TXP	11	TXN	12	TXP



Net	Impedance/Width	Space	Length
TXP020204	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"
TXN020204	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"
+3V3_RDPN	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"
Other Power Net	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"

USB 3.1 Re-Driver PWR020204 Power Analysis by Project

Net	Impedance/Width	Space	Length	Pin
TXP020204	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"	1
TXN020204	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"	2
+3V3_RDPN	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"	3
Other Power Net	Follow USB 3.1 Controller Rule	20 mils	< 10" (pin020204) 0"	4





E.1

3.3V for PWR020204 Type: 3.3V/0.01/0.01/0.01



A.2

0.22uF (2017) (2017) for Intel




Port B

Port A


USB3.1 EMI-Protection





USB2.0 EMI-Protection



USB3.1/USB 2.0 ESD-Protection





Port A







根據限高，選擇使用SMD/DIP電容

PDPC136 請放在 TPS55288 VOUT TO PGND位置



		Title : +12V/+12VSB	
ASUS/TEK COMPUTER INC. N/A		Engineer: Murphy Lee	
Size	Project Name		
A2	Standard Circuit		Ver 2.0
Date: Wednesday, July 08, 2022		Page 1 of 1	





Switch	PCIE_mode	status
1-2	Disable	STEP1: H STEP2: H
2-3	1st step	STEP1: L STEP2: H
2-4	2nd step	STEP1: H STEP2: L

<Variant Name>

ASUS		Title :
ASUSTek COMPUTER INC		Engineer:
Size A3	Project Name	
Date: Wednesday, July 06, 2022	Sheet 170 of 170	Rev R1.02A